Author : National Aeronautics and Space Administration (NASA)
Publisher : Createspace Independent Publishing Platform
ISBN 13 : 9781722260712
Total Pages : 32 pages
Book Rating : 4.2/5 (67 download)
Book Synopsis Good Trellises for IC Implementation of Viterbi Decoders for Linear Block Codes by : National Aeronautics and Space Administration (NASA)
Download or read book Good Trellises for IC Implementation of Viterbi Decoders for Linear Block Codes written by National Aeronautics and Space Administration (NASA) and published by Createspace Independent Publishing Platform. This book was released on 2018-07-05 with total page 32 pages. Available in PDF, EPUB and Kindle. Book excerpt: This paper investigates trellis structures of linear block codes for the IC (integrated circuit) implementation of Viterbi decoders capable of achieving high decoding speed while satisfying a constraint on the structural complexity of the trellis in terms of the maximum number of states at any particular depth. Only uniform sectionalizations of the code trellis diagram are considered. An upper bound on the number of parallel and structurally identical (or isomorphic) subtrellises in a proper trellis for a code without exceeding the maximum state complexity of the minimal trellis of the code is first derived. Parallel structures of trellises with various section lengths for binary BCH and Reed-Muller (RM) codes of lengths 32 and 64 are analyzed. Next, the complexity of IC implementation of a Viterbi decoder based on an L-section trellis diagram for a code is investigated. A structural property of a Viterbi decoder called ACS-connectivity which is related to state connectivity is introduced. This parameter affects the complexity of wire-routing (interconnections within the IC). The effect of five parameters namely: (1) effective computational complexity; (2) complexity of the ACS-circuit; (3) traceback complexity; (4) ACS-connectivity; and (5) branch complexity of a trellis diagram on the VLSI complexity of a Viterbi decoder is investigated. It is shown that an IC implementation of a Viterbi decoder based on a non-minimal trellis requires less area and is capable of operation at higher speed than one based on the minimal trellis when the commonly used ACS-array architecture is considered. Lin, Shu and Moorthy, Hari T. and Uehara, Gregory T. Goddard Space Flight Center NAG5-2938...