Exploiting Data Characteristics In The Design Of Accelerators For Deep Learning

Download Exploiting Data Characteristics In The Design Of Accelerators For Deep Learning full books in PDF, epub, and Kindle. Read online Exploiting Data Characteristics In The Design Of Accelerators For Deep Learning ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads. We cannot guarantee that every ebooks is available!

Exploiting Data Characteristics in The Design of Accelerators for Deep Learning

Author : Patrick H. Judd
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (133 download)

DOWNLOAD NOW!

Book Synopsis Exploiting Data Characteristics in The Design of Accelerators for Deep Learning by : Patrick H. Judd

Download or read book Exploiting Data Characteristics in The Design of Accelerators for Deep Learning written by Patrick H. Judd and published by . This book was released on 2019 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: The recent "Cambrian explosion" of Deep Learning (DL) algorithms in concert with the end of Moore's Law and Dennard Scaling has spurred interest in the design of custom hardware accelerators for DL algorithms. While DL has progressed quickly thanks in part to the abundance of efficient parallel computation provided by General Purpose Graphics Processing Units, newer DL algorithms demand even higher levels of compute density and efficiency. Furthermore, applications of DL in the mobile and embedded domains demand the energy efficiency of special purpose hardware. DL algorithms are dominated by large matrix-vector product computations, making them ideal targets for wide Single Instruction Multiple Data architectures. For the most part, efficiently mapping the structure of these computations to hardware is straightforward. Building on such designs, this thesis examines the data characteristics of these computations and proposes hardware modifications to exploit them for performance and energy efficiency. Specifically, this thesis examines the sparsity and precision requirements of Deep Convolutional Neural Networks, which comprise multiple layers of matrix-vector product computations. We propose a profiling method to find per layer reduced precision configurations while maintaining high classification accuracy. Following this, we propose three accelerator designs that build on top of the state-of-the-art DaDianNao accelerator. 1) Proteus exploits the reduced precision profiles by adding a light weight memory compression layer, saving energy in memory access and communication, and enabling larger networks in a fixed memory budget. 2) Cnvlutin exploits the presence of zero, and near zero, values in the inter-layer data by applying sparse compression to the data stream while maintain efficient utilization of the wide memory and compute structure of the SIMD accelerator. 3) Stripes exploits the reduced precision profiles for performance by processing data bit-serially, compensating for serial latency by exploiting the abundant parallelism in the convolution operation. All three designs exploit approximation, in terms of reduced precision and computation skipping to improve energy efficiency and/or performance while maintaining high classification accuracy. By approximating more aggressively, these designs can also dynamically trade-off accuracy for further improvements in performance and energy.

Data Orchestration in Deep Learning Accelerators

Author : Tushar Krishna
Publisher : Springer Nature
ISBN 13 : 3031017676
Total Pages : 158 pages
Book Rating : 4.0/5 (31 download)

DOWNLOAD NOW!

Book Synopsis Data Orchestration in Deep Learning Accelerators by : Tushar Krishna

Download or read book Data Orchestration in Deep Learning Accelerators written by Tushar Krishna and published by Springer Nature. This book was released on 2022-05-31 with total page 158 pages. Available in PDF, EPUB and Kindle. Book excerpt: This Synthesis Lecture focuses on techniques for efficient data orchestration within DNN accelerators. The End of Moore's Law, coupled with the increasing growth in deep learning and other AI applications has led to the emergence of custom Deep Neural Network (DNN) accelerators for energy-efficient inference on edge devices. Modern DNNs have millions of hyper parameters and involve billions of computations; this necessitates extensive data movement from memory to on-chip processing engines. It is well known that the cost of data movement today surpasses the cost of the actual computation; therefore, DNN accelerators require careful orchestration of data across on-chip compute, network, and memory elements to minimize the number of accesses to external DRAM. The book covers DNN dataflows, data reuse, buffer hierarchies, networks-on-chip, and automated design-space exploration. It concludes with data orchestration challenges with compressed and sparse DNNs and future trends. The target audience is students, engineers, and researchers interested in designing high-performance and low-energy accelerators for DNN inference.

Efficient Processing of Deep Neural Networks

Author : Vivienne Sze
Publisher : Springer Nature
ISBN 13 : 3031017668
Total Pages : 254 pages
Book Rating : 4.0/5 (31 download)

DOWNLOAD NOW!

Book Synopsis Efficient Processing of Deep Neural Networks by : Vivienne Sze

Download or read book Efficient Processing of Deep Neural Networks written by Vivienne Sze and published by Springer Nature. This book was released on 2022-05-31 with total page 254 pages. Available in PDF, EPUB and Kindle. Book excerpt: This book provides a structured treatment of the key principles and techniques for enabling efficient processing of deep neural networks (DNNs). DNNs are currently widely used for many artificial intelligence (AI) applications, including computer vision, speech recognition, and robotics. While DNNs deliver state-of-the-art accuracy on many AI tasks, it comes at the cost of high computational complexity. Therefore, techniques that enable efficient processing of deep neural networks to improve key metrics—such as energy-efficiency, throughput, and latency—without sacrificing accuracy or increasing hardware costs are critical to enabling the wide deployment of DNNs in AI systems. The book includes background on DNN processing; a description and taxonomy of hardware architectural approaches for designing DNN accelerators; key metrics for evaluating and comparing different designs; features of DNN processing that are amenable to hardware/algorithm co-design to improve energy efficiency and throughput; and opportunities for applying new technologies. Readers will find a structured introduction to the field as well as formalization and organization of key concepts from contemporary work that provide insights that may spark new ideas.

Simulating Dataflow Accelerators for Deep Learning Application in Heterogeneous System

Author : Quang Anh Hoang
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (135 download)

DOWNLOAD NOW!

Book Synopsis Simulating Dataflow Accelerators for Deep Learning Application in Heterogeneous System by : Quang Anh Hoang

Download or read book Simulating Dataflow Accelerators for Deep Learning Application in Heterogeneous System written by Quang Anh Hoang and published by . This book was released on 2022 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: For the past few decades, deep learning has emerged as an essential discipline that broadens the horizon of the knowledge of humankind. At its core, Deep Neural Networks (DNN) play a vital role in processing input data to generate predictions or decisions (inference step), with their accuracy ameliorated by extensive training (training step). As the complexity of the problem increases, the number of layers in DNN models tends to rise. Such complex models require more computations and take longer to produce an output. Additionally, the large number of calculations require a tremendous amount of power. Therefore, improving energy efficiency is a primary design consideration. To address this concern, researchers have studied domain-specific architecture to develop highly efficient hardware tailored for a given application, which performs a given set of computations at a lower energy cost. An energy-efficient yet high-performance system is created by pairing this application-specific accelerator with a General-Purpose Processor (GPP). This heterogeneity helps offload the heavy computations to the accelerator while handling less computation intensive tasks on the GPP. In this thesis, we study the performance of dataflow accelerators integrated into a heterogeneous architecture for executing deep learning workloads. Fundamental to these accelerators is their high levels of concurrency in executing computations simultaneously, making them suitable to exploit data parallelism present in DNN operations. With the limited bandwidth of interconnection between accelerator and main memory being one of the critical constraints of a heterogeneous system, a tradeoff between memory overhead and computational runtime is worth considering. This tradeoff is the main criteria we use in this thesis to evaluate the performance of each architecture and configuration. A model of dataflow memristive crossbar array accelerator is first proposed to expand the scope of the heterogeneous simulation framework towards architectures with analog and mixed-signal circuits. At the core of this accelerator, an array of resistive memory cells connected in crossbar architecture is used for computing matrix multiplications. This design aims to study the effect of memory-performance tradeoffs on systems with analog components. Therefore, a comparison between memristive crossbar array architecture and its digital counterpart, systolic array, is presented. While existing studies focus on heterogeneous systems with digital components, this approach is the first to consider a mixed-signal accelerator incorporated with a general-purpose processor for deep learning workloads. Finally, an application interface software is designed to configure the system's architecture and map DNN layers to simulated hardware. At the core of this software is a DNN model parser-partitioner, which provides subsequent tasks of generating a hardware configuration for the accelerator and assigns partitioned workload to the simulated accelerator. The interface provided by this software can be developed further to incorporate scheduling and mapping algorithms. This extension will produce a synthesizer that will facilitate the following: • Hardware configuration: generate the optimal configuration of system hardware, incorporating the key hardware characteristics such as the number of accelerators, dimension of processing array, and memory allocation for each accelerator. • Schedule of execution: implement a mapping algorithm to decide on an efficient distribution and schedule of partitioned workloads. For future development, this synthesizer will unite the first two stages in system's design flow. In the first analysis stage, simulators search for optimal design aspects under a short time frame based on abstract application graphs and the system's specifications. In architecture stage, within the optimal design region from previous stage, simulators refine their findings by studying further details on architectural level. This inter-stage fusion, once finished, can bring the high accuracy of architectural-level simulation tool closer to analysis stage. In the opposite direction, mapping algorithms implemented in analysis tools can provide architectural exploration with near-optimal scheduling. Together, this stack of software can significantly reduce the time searching for specifications with optimal efficiency.

Embedded Deep Learning

Author : Bert Moons
Publisher : Springer
ISBN 13 : 3319992236
Total Pages : 206 pages
Book Rating : 4.3/5 (199 download)

DOWNLOAD NOW!

Book Synopsis Embedded Deep Learning by : Bert Moons

Download or read book Embedded Deep Learning written by Bert Moons and published by Springer. This book was released on 2018-10-23 with total page 206 pages. Available in PDF, EPUB and Kindle. Book excerpt: This book covers algorithmic and hardware implementation techniques to enable embedded deep learning. The authors describe synergetic design approaches on the application-, algorithmic-, computer architecture-, and circuit-level that will help in achieving the goal of reducing the computational cost of deep learning algorithms. The impact of these techniques is displayed in four silicon prototypes for embedded deep learning. Gives a wide overview of a series of effective solutions for energy-efficient neural networks on battery constrained wearable devices; Discusses the optimization of neural networks for embedded deployment on all levels of the design hierarchy – applications, algorithms, hardware architectures, and circuits – supported by real silicon prototypes; Elaborates on how to design efficient Convolutional Neural Network processors, exploiting parallelism and data-reuse, sparse operations, and low-precision computations; Supports the introduced theory and design concepts by four real silicon prototypes. The physical realization’s implementation and achieved performances are discussed elaborately to illustrated and highlight the introduced cross-layer design concepts.

Algorithm-accelerator Co-design for High-performance and Secure Deep Learning

Author : Weizhe Hua
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (14 download)

DOWNLOAD NOW!

Book Synopsis Algorithm-accelerator Co-design for High-performance and Secure Deep Learning by : Weizhe Hua

Download or read book Algorithm-accelerator Co-design for High-performance and Secure Deep Learning written by Weizhe Hua and published by . This book was released on 2022 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Deep learning has emerged as a new engine for many of today's artificial intelligence/machine learning systems, leading to several recent breakthroughs in vision and natural language processing tasks.However, as we move into the era of deep learning with billions and even trillions of parameters, meeting the computational and memory requirements to train and serve state-of-the-art models has become extremely challenging. Optimizing the computational cost and memory footprint of deep learning models for better system performance is critical to the widespread deployment of deep learning. Moreover, a massive amount of sensitive and private user data is exposed to the deep learning system during the training or serving process. Therefore, it is essential to investigate potential vulnerabilities in existing deep learning hardware, and then design secure deep learning systems that provide strong privacy guarantees for user data and the models that learn from the data. In this dissertation, we propose to co-design the deep learning algorithms and hardware architectural techniques to improve both the performance and security/privacy of deep learning systems. On high-performance deep learning, we first introduce channel gating neural network (CGNet), which exploits the dynamic sparsity of specific inputs to reduce computation of convolutional neural networks. We also co-develop an ASIC accelerator for CGNet that can turn theoretical FLOP reduction into wall-clock speedup. Secondly, we present Fast Linear Attention with a Single Head (FLASH), a state-of-the-art language model specifically designed for Google's TPU that can achieve transformer-level quality with linear complexity with respect to the sequence length. Through our empirical studies on masked language modeling, auto-regressive language modeling, and fine-tuning for question answering, FLASH achieves at least similar if not better quality compared to the augmented transformer, while being significantly faster (e.g., up to 12 times faster). On the security of deep learning, we study the side-channel vulnerabilities of existing deep learning accelerators. We then introduce a secure accelerator architecture for privacy-preserving deep learning, named GuardNN. GuardNN provides a trusted execution environment (TEE) with specialized protection for deep learning, and achieves a small trusted computing base and low protection overhead at the same time. The FPGA prototype of GuardNN achieves a maximum performance overhead of 2.4\% across four different modern DNNs models for ImageNet.

Hardware Accelerators for Machine Learning: From 3D Manycore to Processing-in-Memory Architectures

Author : Aqeeb Iqbal Arka
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.3/5 (529 download)

DOWNLOAD NOW!

Book Synopsis Hardware Accelerators for Machine Learning: From 3D Manycore to Processing-in-Memory Architectures by : Aqeeb Iqbal Arka

Download or read book Hardware Accelerators for Machine Learning: From 3D Manycore to Processing-in-Memory Architectures written by Aqeeb Iqbal Arka and published by . This book was released on 2022 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Big data applications such as - deep learning and graph analytics require hardware platforms that are energy-efficient yet computationally powerful. 3D manycore architectures are the key to efficiently executing such compute- and data-intensive applications. Through silicon via (TSV)-based 3D manycore system is a promising solution in this direction as it enables integration of disparate heterogeneous computing cores on a single system. Recent industry trends show the viability of 3D integration in real products (e.g., Intel Lakefield SoC Architecture, the AMD Radeon R9 Fury X graphics card, and Xilinx Virtex-7 2000T/H580T, etc.). However, the achievable performance of conventional through-silicon-via (TSV)-based 3D systems is ultimately bottlenecked by the horizontal wires (wires in each planar die). Moreover, current TSV 3D architectures suffer from thermal limitations. Hence, TSV-based architectures do not realize the full potential of 3D integration. Monolithic 3D (M3D) integration, a breakthrough technology to achieve "More Moore and More Than Moore," and opens up the possibility of designing cores and associated network routers using multiple layers by utilizing monolithic inter-tier vias (MIVs) and hence, reducing the effective wire length. Compared to TSV-based 3D ICs, M3D offers the "true" benefits of vertical dimension for system integration: the size of a MIV used in M3D is over 100x smaller than a TSV. However, designing these new architectures often involves optimizingmultiple conflicting objectives (e.g., performance, thermal, etc.) due to thepresence of a mix of computing elements and communication methodologies; each with a different requirement for high performance. To overcome the difficult optimization challenges due to the large design space and complex interactions among the heterogeneous components (CPU, GPU, Last Level Cache, etc.) in an M3D-based manycore chip, Machine Learning algorithms can be explored as a promising solution to this problem and. The first part of this dissertation focuses on the design of high-performance and energy-efficient architectures for big-data applications, enabled by M3D vertical integration and data-driven machine learning algorithms. As an example, we consider heterogeneous manycore architectures with CPUs, GPUs, and Cache as the choice of hardware platform in this part of the work. The disparate nature of these processing elements introduces conflicting design requirements that need to be satisfied simultaneously. Moreover, the on-chip traffic pattern exhibited by different big-data applications (like many-to-few-to-many in CPU/GPU-based manycore architectures) need to be incorporated in the design process for optimal power-performance trade-off. In this dissertation, we first design a M3D-enabled heterogeneous manycore architecture and we demonstrate the efficacy of machine learning algorithms for efficiently exploring a large design space. For large design space exploration problems, the proposed machine learning algorithm can find good solutions in significantly less amount of time than exiting state-of-the-art counterparts. However, the M3D-enabled heterogeneous manycore architecture is still limited by the inherent memory bandwidth bottlenecks of traditional von-Neumann architectures. As a result, later in this dissertation, we focus on Processing-in-Memory (PIM) architectures tailor-made to accelerate deep learning applications such as Graph Neural Networks (GNNs) as such architectures can achieve massive data parallelism and do not suffer from memory bandwidth-related issues. We choose GNNs as an example workload as GNNs are more complex compared to traditional deep learning applications as they simultaneously exhibit attributes of both deep learning and graph computations. Hence, it is both compute- and data-intensive in nature. The high amount of data movement required by GNN computation poses a challenge to conventional von-Neuman architectures (such as CPUs, GPUs, and heterogeneous system-on-chips (SoCs)) as they have limited memory bandwidth. Hence, we propose the use of PIM-based non-volatile memory such as Resistive Random Access Memory (ReRAM). We leverage the efficient matrix operations enabled by ReRAMs and design manycore architectures that can facilitate the unique computation and communication needs of large-scale GNN training. We then exploit various techniques such as regularization methods to further accelerate GNN training ReRAM-based manycore systems. Finally, we streamline the GNN training process by reducing the amount of redundant information in both the GNN model and the input graph.Overall, this work focuses on the design challenges of high-performance and energy-efficient manycore architectures for machine learning applications. We propose novel architectures that use M3D or ReRAM-based PIM architectures to accelerate such applications. Moreover, we focus on hardware/software co-design to ensure the best possible performance.

Proceedings of Ninth International Congress on Information and Communication Technology

Author : Xin-She Yang
Publisher : Springer Nature
ISBN 13 : 9819732999
Total Pages : 635 pages
Book Rating : 4.8/5 (197 download)

DOWNLOAD NOW!

Book Synopsis Proceedings of Ninth International Congress on Information and Communication Technology by : Xin-She Yang

Download or read book Proceedings of Ninth International Congress on Information and Communication Technology written by Xin-She Yang and published by Springer Nature. This book was released on with total page 635 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Deep Learning for Social Media Data Analytics

Author : Tzung-Pei Hong
Publisher : Springer Nature
ISBN 13 : 3031108698
Total Pages : 297 pages
Book Rating : 4.0/5 (311 download)

DOWNLOAD NOW!

Book Synopsis Deep Learning for Social Media Data Analytics by : Tzung-Pei Hong

Download or read book Deep Learning for Social Media Data Analytics written by Tzung-Pei Hong and published by Springer Nature. This book was released on 2022-09-18 with total page 297 pages. Available in PDF, EPUB and Kindle. Book excerpt: This edited book covers ongoing research in both theory and practical applications of using deep learning for social media data. Social networking platforms are overwhelmed by different contents, and their huge amounts of data have enormous potential to influence business, politics, security, planning and other social aspects. Recently, deep learning techniques have had many successful applications in the AI field. The research presented in this book emerges from the conviction that there is still much progress to be made toward exploiting deep learning in the context of social media data analytics. It includes fifteen chapters, organized into four sections that report on original research in network structure analysis, social media text analysis, user behaviour analysis and social media security analysis. This work could serve as a good reference for researchers, as well as a compilation of innovative ideas and solutions for practitioners interested in applying deep learning techniques to social media data analytics.

Computer Architecture for Scientists

Author : Andrew A. Chien
Publisher : Cambridge University Press
ISBN 13 : 1316518531
Total Pages : 265 pages
Book Rating : 4.3/5 (165 download)

DOWNLOAD NOW!

Book Synopsis Computer Architecture for Scientists by : Andrew A. Chien

Download or read book Computer Architecture for Scientists written by Andrew A. Chien and published by Cambridge University Press. This book was released on 2022-03-10 with total page 265 pages. Available in PDF, EPUB and Kindle. Book excerpt: A principled, high-level view of computer performance and how to exploit it. Ideal for software architects and data scientists.

Design and Performance Analysis of Hardware Accelerator for Deep Neural Network in Heterogeneous Platform

Author : Md Syadus Sefat
Publisher :
ISBN 13 :
Total Pages : 196 pages
Book Rating : 4.:/5 (18 download)

DOWNLOAD NOW!

Book Synopsis Design and Performance Analysis of Hardware Accelerator for Deep Neural Network in Heterogeneous Platform by : Md Syadus Sefat

Download or read book Design and Performance Analysis of Hardware Accelerator for Deep Neural Network in Heterogeneous Platform written by Md Syadus Sefat and published by . This book was released on 2018 with total page 196 pages. Available in PDF, EPUB and Kindle. Book excerpt: This thesis describes a new flexible approach to implementing energy-efficient DNN accelerator on FPGAs. Our design leverages the Coherent Accelerator Processor Interface (CAPI) which provides a cache-coherent view of system memory to attached accelerators. Computational kernels are accelerated on a CAPI-supported Kintex FPGA board. Our implementation bypasses the need for device driver code and significantly reduces the communication and I/O transfer overhead. To improve the performance of the entire application, we propose a collaborative model of execution in which the control of the data flow within the accelerator is kept independent, freeing-up CPU cores to work on other parts of the application. For further performance enhancements, we propose a technique to exploit data locality in the cache, situated in the CAPI Power Service Layer (PSL). Finally, we develop a resource-conscious implementation for more efficient utilization of resources and improved scalability. Compared with the previous work, our architecture achieves both improved performance and better power efficiency.

Photonic Deep Neural Network Accelerators for Scaling to the Next Generation of High-performance Processing

Author : Kyle D. Shiflett
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (137 download)

DOWNLOAD NOW!

Book Synopsis Photonic Deep Neural Network Accelerators for Scaling to the Next Generation of High-performance Processing by : Kyle D. Shiflett

Download or read book Photonic Deep Neural Network Accelerators for Scaling to the Next Generation of High-performance Processing written by Kyle D. Shiflett and published by . This book was released on 2022 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Improvements from electronic processor and interconnect performance scaling are narrowing due to fundamental challenges faced at the device level. Compounding the issue, increasing demand for large, accurate deep neural network models has placed significant pressure on the current generation of processors. The slowing of Moore’s law and the breakdown of Dennard scaling leaves no room for innovative solutions in traditional digital architectures to meet this demand. To address these scaling issues, architectures have moved away from general-purpose computation towards fixed-function hardware accelerators to handle demanding computation. Although electronic accelerators alleviate some of the pressure of deep neural network workloads, they are still burdened by electronic device and interconnect scaling problems. There is potential to further scale computer architectures by utilizing emerging technology, such as photonics. The low-loss interconnects and energy-efficient modulators provided by photonics could help drive future performance scaling. This could innovate the next generation of high-bandwidth, bandwidth-dense interconnects, and high-speed, energy-efficient processors by taking advantage of the inherent parallelism of light. This dissertation investigates photonic architectures for communication and computation acceleration to meet the machine learning processing requirements of future systems. The benefits of photonics is explored for bit-level parallelism, data-level parallelism, and in-network computation. The research performed in this dissertation shows that photonics has the4 potential to enable the next generation of deep neural network application performance by improving energy-efficiency and reducing compute latency. The evaluations in this dissertation conclude that photonic accelerators can: (1) Reduce energy-delay product by 73.9% at the bit-level on convolutional neural network workloads; (2) Improve throughput by 110× and improve energy-delay product by 74× on convolutions neural network workloads by exploiting data-level parallelism; (3) Improve network utilization while giving a 3.6× speedup, and reducing energy-delay product by 9.3× by performing in-network computatio

Compiling Deep Learning Kernels to Locality-aware Dataflow

Author : Tian Zhao
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (137 download)

DOWNLOAD NOW!

Book Synopsis Compiling Deep Learning Kernels to Locality-aware Dataflow by : Tian Zhao

Download or read book Compiling Deep Learning Kernels to Locality-aware Dataflow written by Tian Zhao and published by . This book was released on 2023 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Emerging deep learning applications require unprecedented computation and memory capacity. To accelerate these applications, novel processing systems such as dataflow accelerators strive to exploit multiple dimensions of parallelism within deep learning models, e.g., tensor and pipeline parallelism. Although these systems provide ultra-high performance when fully utilized, compiling deep learning applications to harness their computation capability remains a challenging problem. With recent advances in domain-specific programming language, accelerator design, and machine learning, we now have the potential to better serve the needs of training and evaluating large deep learning applications on dataflow accelerators through algorithm, software, and hardware co-design. In this dissertation, I present the design and development of efficient deep learning optimizations and programming frameworks. I present two frameworks: SpatialRNN for accelerating recurrent neural network language models on spatial accelerators and Sigma for expressing and accelerating high-data-reuse deep learning kernels using reconfigurable dataflow accelerators. Our end-to-end evaluation using Sigma demonstrates a 5.4x speedup on kernels encompassing financial applications, traditional machine learning, language modeling and computer vision tasks over an Nvidia V100 GPU accelerator.

Algorithm-Centric Design of Reliable and Efficient Deep Learning Processing Systems

Author : Elbruz Ozen
Publisher :
ISBN 13 :
Total Pages : 0 pages
Book Rating : 4.:/5 (138 download)

DOWNLOAD NOW!

Book Synopsis Algorithm-Centric Design of Reliable and Efficient Deep Learning Processing Systems by : Elbruz Ozen

Download or read book Algorithm-Centric Design of Reliable and Efficient Deep Learning Processing Systems written by Elbruz Ozen and published by . This book was released on 2023 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt: Artificial intelligence techniques driven by deep learning have experienced significant advancements in the past decade. The usage of deep learning methods has increased dramatically in practical application domains such as autonomous driving, healthcare, and robotics, where the utmost hardware resource efficiency, as well as strict hardware safety and reliability requirements, are often imposed. The increasing computational cost of deep learning models has been traditionally tackled through model compression and domain-specific accelerator design. As the cost of conventional fault tolerance methods is often prohibitive in consumer electronics, the question of functional safety and reliability for deep learning hardware is still in its infancy. This dissertation outlines a novel approach to deliver dramatic boosts in hardware safety, reliability, and resource efficiency through a synergistic co-design paradigm. We first observe and make use of the unique algorithmic characteristics of deep neural networks, including plasticity in the design process, resiliency to small numerical perturbations, and their inherent redundancy, as well as the unique micro-architectural properties of deep learning accelerators such as regularity. The advocated approach is accomplished by reshaping deep neural networks, enhancing deep neural network accelerators strategically, prioritizing the overall functional correctness, and minimizing the associated costs through the statistical nature of deep neural networks. To illustrate, our analysis demonstrates that deep neural networks equipped with the proposed techniques can maintain accuracy gracefully, even at extreme rates of hardware errors. As a result, the described methodology can embed strong safety and reliability characteristics in mission-critical deep learning applications at a negligible cost. The proposed approach further offers a promising avenue for handling the micro-architectural challenges of deep neural network accelerators and boosting resource efficiency through the synergistic co-design of deep neural networks and hardware micro-architectures.

Computational, label, and data efficiency in deep learning for sparse 3D data

Author : Li, Lanxiao
Publisher : KIT Scientific Publishing
ISBN 13 : 3731513463
Total Pages : 256 pages
Book Rating : 4.7/5 (315 download)

DOWNLOAD NOW!

Book Synopsis Computational, label, and data efficiency in deep learning for sparse 3D data by : Li, Lanxiao

Download or read book Computational, label, and data efficiency in deep learning for sparse 3D data written by Li, Lanxiao and published by KIT Scientific Publishing. This book was released on 2024-05-13 with total page 256 pages. Available in PDF, EPUB and Kindle. Book excerpt: Deep learning is widely applied to sparse 3D data to perform challenging tasks, e.g., 3D object detection and semantic segmentation. However, the high performance of deep learning comes with high costs, including computational costs and the effort to capture and label data. This work investigates and improves the efficiency of deep learning for sparse 3D data to overcome the obstacles to the further development of this technology.

Deep Learning for Computer Architects

Author : Brandon Reagen
Publisher : Springer Nature
ISBN 13 : 3031017560
Total Pages : 109 pages
Book Rating : 4.0/5 (31 download)

DOWNLOAD NOW!

Book Synopsis Deep Learning for Computer Architects by : Brandon Reagen

Download or read book Deep Learning for Computer Architects written by Brandon Reagen and published by Springer Nature. This book was released on 2022-05-31 with total page 109 pages. Available in PDF, EPUB and Kindle. Book excerpt: Machine learning, and specifically deep learning, has been hugely disruptive in many fields of computer science. The success of deep learning techniques in solving notoriously difficult classification and regression problems has resulted in their rapid adoption in solving real-world problems. The emergence of deep learning is widely attributed to a virtuous cycle whereby fundamental advancements in training deeper models were enabled by the availability of massive datasets and high-performance computer hardware. This text serves as a primer for computer architects in a new and rapidly evolving field. We review how machine learning has evolved since its inception in the 1960s and track the key developments leading up to the emergence of the powerful deep learning techniques that emerged in the last decade. Next we review representative workloads, including the most commonly used datasets and seminal networks across a variety of domains. In addition to discussing the workloads themselves, we also detail the most popular deep learning tools and show how aspiring practitioners can use the tools with the workloads to characterize and optimize DNNs. The remainder of the book is dedicated to the design and optimization of hardware and architectures for machine learning. As high-performance hardware was so instrumental in the success of machine learning becoming a practical solution, this chapter recounts a variety of optimizations proposed recently to further improve future designs. Finally, we present a review of recent research published in the area as well as a taxonomy to help readers understand how various contributions fall in context.

High Performance Computing for Big Data

Author : Chao Wang
Publisher : CRC Press
ISBN 13 : 1498784003
Total Pages : 287 pages
Book Rating : 4.4/5 (987 download)

DOWNLOAD NOW!

Book Synopsis High Performance Computing for Big Data by : Chao Wang

Download or read book High Performance Computing for Big Data written by Chao Wang and published by CRC Press. This book was released on 2017-10-16 with total page 287 pages. Available in PDF, EPUB and Kindle. Book excerpt: High-Performance Computing for Big Data: Methodologies and Applications explores emerging high-performance architectures for data-intensive applications, novel efficient analytical strategies to boost data processing, and cutting-edge applications in diverse fields, such as machine learning, life science, neural networks, and neuromorphic engineering. The book is organized into two main sections. The first section covers Big Data architectures, including cloud computing systems, and heterogeneous accelerators. It also covers emerging 3D IC design principles for memory architectures and devices. The second section of the book illustrates emerging and practical applications of Big Data across several domains, including bioinformatics, deep learning, and neuromorphic engineering. Features Covers a wide range of Big Data architectures, including distributed systems like Hadoop/Spark Includes accelerator-based approaches for big data applications such as GPU-based acceleration techniques, and hardware acceleration such as FPGA/CGRA/ASICs Presents emerging memory architectures and devices such as NVM, STT- RAM, 3D IC design principles Describes advanced algorithms for different big data application domains Illustrates novel analytics techniques for Big Data applications, scheduling, mapping, and partitioning methodologies Featuring contributions from leading experts, this book presents state-of-the-art research on the methodologies and applications of high-performance computing for big data applications. About the Editor Dr. Chao Wang is an Associate Professor in the School of Computer Science at the University of Science and Technology of China. He is the Associate Editor of ACM Transactions on Design Automations for Electronics Systems (TODAES), Applied Soft Computing, Microprocessors and Microsystems, IET Computers & Digital Techniques, and International Journal of Electronics. Dr. Chao Wang was the recipient of Youth Innovation Promotion Association, CAS, ACM China Rising Star Honorable Mention (2016), and best IP nomination of DATE 2015. He is now on the CCF Technical Committee on Computer Architecture, CCF Task Force on Formal Methods. He is a Senior Member of IEEE, Senior Member of CCF, and a Senior Member of ACM.