Read Books Online and Download eBooks, EPub, PDF, Mobi, Kindle, Text Full Free.
Digital Background Calibration Techniques For High Resolution Wide Bandwidth Analog To Digital Converters
Download Digital Background Calibration Techniques For High Resolution Wide Bandwidth Analog To Digital Converters full books in PDF, epub, and Kindle. Read online Digital Background Calibration Techniques For High Resolution Wide Bandwidth Analog To Digital Converters ebook anywhere anytime directly on your device. Fast Download speed and no annoying ads. We cannot guarantee that every ebooks is available!
Book Synopsis Digital Background Calibration Techniques for High-resolution, Wide Bandwidth Analog-to-digital Converters by : Alma Delic-Ibukic
Download or read book Digital Background Calibration Techniques for High-resolution, Wide Bandwidth Analog-to-digital Converters written by Alma Delic-Ibukic and published by . This book was released on 2008 with total page 368 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Background Digital Calibration Techniques for High-speed, High Resolution Analog-to-digital Data Converters by : Yun-Shiang Shu
Download or read book Background Digital Calibration Techniques for High-speed, High Resolution Analog-to-digital Data Converters written by Yun-Shiang Shu and published by . This book was released on 2008 with total page 111 pages. Available in PDF, EPUB and Kindle. Book excerpt: A high-speed, high-resolution analog-to-digital converter (ADC) is a key component in broadband communication transceivers, video imaging systems, and instrumentation. As the ADC speed increases with the advances in IC fabrication technology, the ADC resolution is still limited by the non-ideal effects of the circuits, such as device inaccuracy, component mismatch, and finite device gain. A recent trend for enhancing the resolution is to calibrate the non-ideal effects in background with the aid of digital signal processing. These techniques are preferred since the calibration accuracy is not limited by the accuracy of the analog components, and the calibration tracks the variations of process, voltage and temperature without interrupting ADC's normal operation. This dissertation describes the background calibration techniques for three high-speed, high-resolution ADCs using different architectures: pipelined, floating-point, and continuous-time (CT) [delta]-[sigma]. For pipelined ADCs, a background digital calibration technique with signal-dependent dithering scheme is proposed to overcome the dither magnitude and measurement time constraints with the existing fixed-magnitude dithering. A 15-b, 20-MS/s prototype ADC achieves a spurious-free dynamic range (SFDR) of 98 dB and a peak signal-to-noise plus distortion ratio (SNDR) of 73 dB. The chip is fabricated in 0.18-um complementary metal-oxide-semiconductor (CMOS) process, occupies an active area of 2.3 x 1.7 mm2, and consumes 285 mW at 1.8 V. The concept of signal-dependent dithering is also applied to a floating-point ADC (FADC) to calibrate the gain and offset errors in the variable gain amplifier (VGA) stages. A digitally-calibrated 10~15-b 60-MS/s FADC adjusts its quantization steps instantly depending on the sampled input level and enhances the integral non-linearity (INL) from 24 to 0.9 least significant bit (LSB) at a 15-b level for small input signals. The chip is fabricated in 0.18-um CMOS process, occupies 3.5 x 2.5 mm2, and consumes 300 mW at 1.8 V. In the CT [delta]-[sigma] architecture, the active filter is calibrated by injecting a binary pulse dither and nulling it with an LMS algorithm. The proposed technique calibrates the filter time-constant continuously with crystal accuracy, while the conventional master-slave approaches use additional analog components which limit the calibration accuracy. A 3rd-order 4-b prototype in 65-nm CMOS occupies 0.5 mm2 and consumes 50 mW at 1.3 V. It achieves a dynamic range (DR) of 81 dB over an 8-MHz signal bandwidth with a 2.4 Vpp full-scale range. Signal-to-noise ratio (SNR) and SNDR at -1 dBFS are 76 and 70 dB, respectively.
Book Synopsis Background Calibration Techniques for Analog-to-digital Converters in Scaled CMOS Technologies by : Kareem Abd-Elghani Ragab
Download or read book Background Calibration Techniques for Analog-to-digital Converters in Scaled CMOS Technologies written by Kareem Abd-Elghani Ragab and published by . This book was released on 2016 with total page 0 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Calibration Techniques in Nyquist A/D Converters by : Hendrik van der Ploeg
Download or read book Calibration Techniques in Nyquist A/D Converters written by Hendrik van der Ploeg and published by Springer Science & Business Media. This book was released on 2006-09-13 with total page 203 pages. Available in PDF, EPUB and Kindle. Book excerpt: This book analyses different A/D-converter architectures with an emphasis on the maximum achievable power efficiency. It also provides an accessible overview of the state-of-the art in calibration techniques for Nyquist A/D converters. The calibration techniques presented are applicable to other analog-to-digital systems, such as those applied in integrated receivers. They allow implementation without introducing a speed or power penalty.
Book Synopsis A Digital Background Calibration Technique for Pipeline ADCs by : Anilkumar Venkata Tammineedi
Download or read book A Digital Background Calibration Technique for Pipeline ADCs written by Anilkumar Venkata Tammineedi and published by . This book was released on 1999 with total page 146 pages. Available in PDF, EPUB and Kindle. Book excerpt: A novel digital background calibration technique for pipeline ADCs employing non-radix 2 calibration algorithm and an extra stage is proposed. The digital calibration removes errors due to capacitor mismatch, charge injection, finite op-amp gain and comparator offset. Neither external data converters nor high precision analog components are required for calibration. Background calibration is achieved without limiting the speed of conversion, the cost being one extra stage and digital hardware. This technique would help to achieve high-resolution capabilities in the available CMOS technologies. A 3.3V, 12-bit, 25MHz pipeline ADC with the proposed calibration technique has been implemented in 0.35[Mu]m CMOS technology.
Book Synopsis Harmonic Distortion Correction in Pipelined Analog to Digital Converters by : Andrea Panigada
Download or read book Harmonic Distortion Correction in Pipelined Analog to Digital Converters written by Andrea Panigada and published by . This book was released on 2009 with total page 80 pages. Available in PDF, EPUB and Kindle. Book excerpt: Pipelined analog to digital converters are widely used in telecommunication systems and instrumentation systems, where wide bandwidth analog input signals need to be converted into medium to high resolution digital signals. A pipelined analog to digital converter is sensitive to distortion introduced by its residue amplifiers, because such distortion leaks into the digital output signal, thus affecting the converter resolution. To reduce distortion, high performance operational amplifiers are usually required in the first few pipeline stages, but this causes the power consumption, the area occupation and therefore the cost of the converter to increase. An alternative approach is to design low performance operational amplifiers to reduce area and power, and compensate for the distortion they introduce by calibrating the signal in the digital domain. This dissertation presents a new digital background calibration technique called Harmonic Distortion Correction, which allows the estimation and correction of the distortion introduced by residue amplifiers in pipelined analog to digital converters. Implemented in a prototype pipelined analog to digital converter together with another digital calibration technique known in literature as DAC Noise Cancellation, Harmonic Distortion Correction has been proven to facilitate low-voltage operation and to enable reductions in power consumption relative to comparable conventional state-of-the-art pipelined analog to digital converters. Chapter 1 provides a mathematical model for the analysis of the distortion introduced by residue amplifiers in pipelined analog to digital converters, outlines the theory behind the Harmonic Distortion Correction algorithm, and presents the behavioral model of an example pipelined analog to digital converter implementing such technique. Chapter 2 presents a pipelined analog to digital converter integrated circuit prototype implementing Harmonic Distortion Correction and DAC Noise Cancellation, describes the system level and circuit level design issues and solutions, and provides the prototype measurement results.
Book Synopsis All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters by : Christopher Leonidas David
Download or read book All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters written by Christopher Leonidas David and published by . This book was released on 2010 with total page 370 pages. Available in PDF, EPUB and Kindle. Book excerpt: Abstract: The growth of digital systems underscores the need to convert analog information to the digital domain at high speeds and with great accuracy. Analog-to-Digital Converter (ADC) calibration is often a limiting factor, requiring longer calibration times to achieve higher accuracy. The goal of this dissertation is to perform a fully digital background calibration using an arbitrary input signal for A/D converters. The work presented here adapts the cyclic "Split-ADC" calibration method to the time interleaved (TI) and successive approximation register (SAR) architectures. The TI architecture has three types of linear mismatch errors: offset, gain and aperture time delay. By correcting all three mismatch errors in the digital domain, each converter is capable of operating at the fastest speed allowed by the process technology. The total number of correction parameters required for calibration is dependent on the interleaving ratio, M. To adapt the "Split-ADC" method to a TI system, 2M+1 half-sized converters are required to estimate 3(2M+1) correction parameters. This thesis presents a 4:1 "Split-TI" converter that achieves full convergence in less than 400,000 samples. The SAR architecture employs a binary weight capacitor array to convert analog inputs into digital output codes. Mismatch in the capacitor weights results in non-linear distortion error. By adding redundant bits and dividing the array into individual unit capacitors, the "Split-SAR" method can estimate the mismatch and correct the digital output code. The results from this work show a reduction in the non-linear distortion with the ability to converge in less than 750,000 samples.
Book Synopsis Low-Power High-Resolution Analog to Digital Converters by : Amir Zjajo
Download or read book Low-Power High-Resolution Analog to Digital Converters written by Amir Zjajo and published by Springer Science & Business Media. This book was released on 2010-10-29 with total page 311 pages. Available in PDF, EPUB and Kindle. Book excerpt: With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lower power consumption, higher yield, and higher re-configurability. This has recently generated a great demand for low-power, low-voltage A/D converters that can be realized in a mainstream deep-submicron CMOS technology. However, the discrepancies between lithography wavelengths and circuit feature sizes are increasing. Lower power supply voltages significantly reduce noise margins and increase variations in process, device and design parameters. Consequently, it is steadily more difficult to control the fabrication process precisely enough to maintain uniformity. The inherent randomness of materials used in fabrication at nanoscopic scales means that performance will be increasingly variable, not only from die-to-die but also within each individual die. Parametric variability will be compounded by degradation in nanoscale integrated circuits resulting in instability of parameters over time, eventually leading to the development of faults. Process variation cannot be solved by improving manufacturing tolerances; variability must be reduced by new device technology or managed by design in order for scaling to continue. Similarly, within-die performance variation also imposes new challenges for test methods. In an attempt to address these issues, Low-Power High-Resolution Analog-to-Digital Converters specifically focus on: i) improving the power efficiency for the high-speed, and low spurious spectral A/D conversion performance by exploring the potential of low-voltage analog design and calibration techniques, respectively, and ii) development of circuit techniques and algorithms to enhance testing and debugging potential to detect errors dynamically, to isolate and confine faults, and to recover errors continuously. The feasibility of the described methods has been verified by measurements from the silicon prototypes fabricated in standard 180nm, 90nm and 65nm CMOS technology.
Book Synopsis Digital Background Calibration of Analog-to-digital Converters Using a Calibration Queue by : Ozan Ersan Erdoğan
Download or read book Digital Background Calibration of Analog-to-digital Converters Using a Calibration Queue written by Ozan Ersan Erdoğan and published by . This book was released on 1999 with total page 250 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis An Equalization-based Adaptive Digital Background Calibration Technique for Successive Approximation Analog-to-digital Converter and Time-interleaved Converter Array by : Wenbo Liu
Download or read book An Equalization-based Adaptive Digital Background Calibration Technique for Successive Approximation Analog-to-digital Converter and Time-interleaved Converter Array written by Wenbo Liu and published by . This book was released on 2008 with total page 78 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Digital Self-calibration Techniques for High-accuracy, High Speed Analog-to-digital Converters by : Andrew Nicholas Karanicolas
Download or read book Digital Self-calibration Techniques for High-accuracy, High Speed Analog-to-digital Converters written by Andrew Nicholas Karanicolas and published by . This book was released on 1994 with total page 448 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Background Digital Calibration for Interstage Gain Errors and Memory Effects in Pipelined Analog-to-digital Converters by : John Patrick Keane
Download or read book Background Digital Calibration for Interstage Gain Errors and Memory Effects in Pipelined Analog-to-digital Converters written by John Patrick Keane and published by . This book was released on 2004 with total page 242 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Digital Self-calibration Techniques for High-accuracy, High-speed Analog-to-digital Converters by : Andrew Nicolas Karanicolas
Download or read book Digital Self-calibration Techniques for High-accuracy, High-speed Analog-to-digital Converters written by Andrew Nicolas Karanicolas and published by . This book was released on 1994 with total page 448 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis A Background Calibration Technique and Self Testing Method for the Pipeline Analog to Digital Converter by : Jae Ki Yoo
Download or read book A Background Calibration Technique and Self Testing Method for the Pipeline Analog to Digital Converter written by Jae Ki Yoo and published by . This book was released on 2004 with total page 210 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Continuous Digital Background Auto-calibration for High Accuracy Pipelined Analog-to-digital Converters by : Martin Kinyua
Download or read book Continuous Digital Background Auto-calibration for High Accuracy Pipelined Analog-to-digital Converters written by Martin Kinyua and published by . This book was released on 2004 with total page 260 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis Background Calibration of Pipelined Analog to Digital Converters by : Sameer R. Sonkusale
Download or read book Background Calibration of Pipelined Analog to Digital Converters written by Sameer R. Sonkusale and published by . This book was released on 2003 with total page 143 pages. Available in PDF, EPUB and Kindle. Book excerpt:
Book Synopsis A Calibration Service for Analog-to-digital and Digital-to-analog Converters by : T. Michael Souders
Download or read book A Calibration Service for Analog-to-digital and Digital-to-analog Converters written by T. Michael Souders and published by . This book was released on 1981 with total page 84 pages. Available in PDF, EPUB and Kindle. Book excerpt:
